


Memory :


Basic idea -- large set of S-R latches, in simplest form. In fact, for PROM we have only fixed codes!

Empirically, we have, for ROM,



Address lines select internal locations,
each of which stores n bits of data.

Easiest --- $n \times 1$;



(here 256 bits)



~~Erase -- expose to UV light for several minutes.~~


2764
27256

8K x 8
32K x 8




~~Programming -- set address & data, apply a high programming voltage.~~

Timing:



typ. time ~ 100 nsec or so.


Static RAM: Very easy to use; just an array of S-R latches.



Here both read & write are random & fast,


1-100 nsec typ. < 1 nsec or so for cache..

Only difference from ff's is scale --




Uses:

- 1) Information storage (of course)
- 2) Program storage " "
- 3) Waveform synthesis (etc.)




- 4) Arbitrary logic functions




Just store proper output for every input.

lots of bits? Use chips in //:



But what about the data bus? Let's look at a simple parallel bus: we have a bidirectional situation -- for each bit,




Only one device can drive bus at a time.

⇒ be careful about control signals, transients

Dynamic RAM (main memory on PC's)

Just a bunch of capacitors, typically --




Writing -- store charge for required ≤ 15 .

Reading -- interrogate w/ logic gates

Low threshold $\Rightarrow$ par protection typ.

Ex: Gaussian waveform generator



Store:			Address					MSB
A0	A1	A2	Q0	Q1	Q2	---	Q8	
0	0	0	0	0	0	---	0	
1	0	0	1	0				
0	1	0	0	1	0			
	$\vdots$		0	1	0			etc.