



Digital logic

From now on we'll look at saturated switching.
(could use diodes, but no gain -



Two common (& related) families are TTL & CMOS.

Basic TTL output is push-pull. Here's a "NAND"



If $A, B \geq 2V$, ③ conducts. This turns on ② and turns off 1 \Rightarrow output $\approx 0.4V$.

If $A \text{ or } B \leq 1.8V$, ③ turns off, ① conducts, ② doesn't and output $\approx 4V$ or so.

CMOS has same basic philosophy but swings closer to the power supply rails.

Logic levels are all formalized -- see p. 292.


For "classic" TTL:

Input: L $< 0.8V$
H $> 2.0V$


Output: L $< 0.4V$ } can drive 10 loads
 H $> 2.4V$ } "fanout," more for "buffers"

In newer logic chip families, CMOS has almost entirely replaced bipolar junction transistors.

We already looked at an n-channel MOSFET as an analog switch. For saturated digital switching we can use




n-channel




p-channel

For fast logic switching, it's best to combine both approaches, yielding the basic CMOS inverter:



Input grounded: $V_{gs1} \approx 0$ (off), $V_{gs2} \approx -V_{DD}$ (on)

Input positive: $V_{gs1} \approx V_{DD}$ (on), $V_{gs2} \approx 0$ (off)



With additional circuitry, logic thresholds can be adjusted as desired — anything from 1.2 V logic to 15 V logic is available.

Some of the more commonly encountered logic "families" are:

pure TTL; 74xx (obsolete)

pure CMOS; 40xx (typ. 10-15 V)

TTL variations:

74LSxx "low-power Schottky", common

74ASxx "advanced Schottky"

74Fxx "fast"

CMOS variations:

74Cxx $V_{cc} = 3-15V$, not really TTL-compatible

74HCxx $V_{cc} = 2-6V$

74HCTxx $V_{cc} = 4.5-6V$ fully TTL-compatible

74VHCxx $V_{cc} = 2-5.5V$ TTL inputs OK even if $V_{cc} \ll 5V$!

↓ many others!

Logic and truth tables

Can write

$T = H$

$F = L$

↑

normal

or

$F = H$

$T = L$

↑

"inverted" or "negative-true"
or "assertion level" logic

So usually, $0 = L = F$, $1 = H = T$.

Two-input gates



A	B	Q
0	0	
0	1	
1	0	
1	1	

4 entries, each either 0 or 1
 $\Rightarrow 2^4 = 16$ possibilities

Only four are really common though.
 Some, like 0000, are entirely useless.

It turns out that any logical operation can be constructed from just one type, if it's a NAND or a NOR!

AND $A \cdot B$

(A-B, sometimes)

NAND \overline{AB}

not-and

A	B	Q
0	0	0
0	1	0
1	0	0
1	1	1

A	B	Q
0	0	1
0	1	1
1	0	1
1	1	0

OR, $A+B$

A	B	Q
0	0	0
0	1	1
1	0	1
1	1	1

NOR, $\overline{A+B}$

A	B	Q
0	0	1
0	1	0
1	0	0
1	1	0

(also xOR , xNOR)

Names apply to $0=F$, $1=T$.
 "Negative" logic — or "assertion level" logic;
 what if we reverse this? Then a NAND
 gate looks like,


A	B	Q
T	T	F
T	F	F
F	T	F
F	F	T

↙ This is a negative-logic NOR function.

Works for AND and OR also. This is due to de Morgan's theorem: $\overline{AB} = \overline{A} + \overline{B}$, $\overline{A+B} = \overline{\overline{A} \cdot \overline{B}}$

+ logic	- logic	
NAND	NOR	$\leftarrow \overline{AB} = \overline{\overline{A} + \overline{B}} \quad \textcircled{1}$
AND	OR	$\leftarrow AB = \overline{\overline{A} \cdot \overline{B}} \quad \textcircled{2}$
NOR	NAND	$\leftarrow \overline{A+B} = \overline{\overline{A} \cdot \overline{B}}$
OR	AND	$\leftarrow A+B = \overline{\overline{A} \cdot \overline{B}} \quad \textcircled{2}$
etc.		

Can switch with an inverter:



Assertion-level logic notation (not in Meyer)

Convention: in normal logic show inversion (if any) at output. In neg. logic, draw inversion at input, then at output if needed. This is "assertion-level logic."


So we have,

	+ logic	- logic
buffer		
inverter		
. and		or
or		and
nand		nor
nor		nand

"Universal gates" NAND, NOR can each be used to build all 2-input fan's; hence all n-input fans.

(inverter:

Example: security system




IF (Violation) (at home)	sound alarm
(") (not "	call police
<u>(Violation)</u>	do nothing

So we need


$A(\text{viol})$	$B(\text{home})$	Q
0	0	0
0	1	0
1	0	1
1	1	2

oops!

Better design: 2 in, 2 out:




How to find violation? easiest to close switch to $\frac{1}{=}$




Other reasons for using (-) true --

- 1) TTL pulls high easily (one pullup/many circuits)
- 2) power consumption (really same)


Anyhow, (-) NOR is same as nand:



available directly, or



(-) NOR \equiv 7400
= (+) NAND + if violation



associative -
can omit parentheses

$$(A + B) + (C + D) = \overline{\overline{A} + \overline{B} + \overline{C} + \overline{D}}$$

= low if $\overline{A} + \overline{B} + \overline{C} + \overline{D}$


(Wrong sign -- needs inversion.)

(+) logic AND (-) if violation



still needs inversion, though.
Perhaps can change design
to use (-) logic output?


Or, wired or




Systematic logic design -- see karnaugh maps in texts,
 (really not much used, as optimization not very
 important in μ computer era.)

Variations:


- 1) open collector buffers -- lamps, slow buses, ...



- 2) Tri-state logic




Much used on computer data buses, etc:



Next : flip-flop & counters.

1. Simple S-R latch:




Symbol:

2. Clocked gates


A. D-type flip-flop : ($74xx74$ is classic)

Idea is to combine S-R latch with a synchronized scheme --


examine input data when clock signal comes along (only).



- 1) S, R override everything
- 2) If S, R HI, then D is transferred to Q on rising edge of clock.




For 7474, $t_{\text{setup}} = 20 \text{ ns}$
 $t_{\text{hold}} = 5 \text{ ns}$ (prop. delay $\approx 15 \text{ ns}$)




↓
fast - 1) decouple power supplies
 2) clock must be clean

Many applications:

1) Divide-by-two




(\bar{Q} does not change until 20 ns after clock,
 so hold time ok.)





Cascade for divide-by- 2^n
 Combine with gates for divide-by- n .

2) Synchronizer : ex: laser trigger



Alternative -- select part of a pulse train - reverse D, CLK.

3) Simple counter ("ripple" counter)



(See H&H text for an up-counter -- use (\rightarrow) edge
or use \bar{Q} outputs.

Note ripple effect -- 20ns delay per stage.

B. At this point, we need to learn more about how to represent numbers.

1. Binary (obvious)

$1 = T$	(can be H or L)
$0 = F$	

$$\begin{array}{cccccc} 64 & 32 & 16 & 8 & 4 & 1 \\ \hline 0 & 1 & 1 & 1 & 0 & 0 \end{array}$$

$$0111001 = 32 + 16 + 8 + 1 = 57 \text{ dec.}$$

This is just fine, but it's hard to think this way. Thus we group things (at least for humans) in 4-bit nibbles.

2. Hexadecimal

$$\begin{array}{lll} \boxed{0011} \quad \boxed{1\ 001} & & = 57 \text{ d} \\ 3 \qquad \qquad \qquad 9 & & = 39 \text{ h} \end{array}$$

How to handle 10-15:

10	A
11	B
12	C
13	D
14	E
15	F

$$\text{So } 1100 = \text{C } \text{l , etc.}$$

(older version -- octal)

3. BCD -- sometimes must display in decimal.
So we throw away A-F --

$$\begin{array}{ll} \boxed{\text{xxxx}} \quad \boxed{\text{xxxx}} & \\ \uparrow \qquad \qquad \uparrow & \\ \text{0-9 only} \quad \text{0-9 only} & \end{array} \quad (\text{Binary-coded decimal})$$

4. Sig_ns:

What if we need (-) numbers?

a) offset binary -- just subtract 1/2 fs. (DAC's, scopes, etc.)

b) 2's complement:

For most work.

To make a negative #,

1) take complement $1 \rightarrow 0$

2) add 1.

For example, -7 is:

7: 0111

1's comp: 1000

2's comp: 1001

-2 is:

2: 0010

1's comp: 1101

2's comp: 1110

MSB gives sign

addition is "normal"

$$\begin{array}{r} 1001 \\ 1110 \\ \hline 0111 \end{array}$$

overflow!

we get +7!


(but this is -9
in a 5-bit rep.)

$$\begin{array}{r} 1001 \\ 0010 \\ \hline 1011 \end{array} = -5$$

$$\begin{array}{r} 1001 \\ 0111 \\ \hline 10000 \end{array}$$

C overflow

C. For a better counter, use JK-type flip-flop



74xx73, 74xx107, 74xx112

Often (-) edge triggered. Behavior depends on Σ inputs ---


J	K	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	$\overline{Q_n}$

} $Q \xrightarrow{\text{---}} J$ at next clock
if $K = \overline{J}$


← toggles


For older types, J, K must not change when clock is high!

Anyhow, toggle mode gives a trivial divide by 2:



Synchronous Counter:







State 0 1 2 3 4 5 6 7 0 . . . →

Counter chips integrate these functions.

Ex: 74xx193




to cascade :



BCD version is 74xx192 -- counts 0-9

Shift register another important variation



Let's say starts at 1 1 0 1 1 0 0

Hold D_0 low:

1 0 1 0 1 1 0 1 Clk 1

1 0 0 1 0 1 1 1 Clk 2

1 0 0 0 1 0 1 1

Divides a number by 2, or shifts a pattern. (CCD cameras, etc.)


One-shots:

Sometimes we do need a variable delay that starts immediately. For this a variety of chips are available.

Classics: 1) 555 timer (a relaxation oscillator)
& various

2) TTL one-shot or "monostable multivibrator"

74(LS)121 is a nice one - it's "non-retriggerable":
Once started output pulse, ignores inputs until done.




triggers on:		A_1	A_2	B
L	x			↑
x	L			↑
↓	H		H	
H	↓		H	

Some variations have built-in counters, too. Good for long delays (like warm up timers).

Decoders, Multiplexors, adders, etc.

Return now to gates. Clearly, there's a need for more than 2-input NAND & NOR. We'll see a very general solution with PAL's & memory, FPGAs, etc. But a lot of MSI stuff is available ---

1) 4-bit adder:



ALU is generalization
(shifting - subtraction.)


Multiplexers & even FFT's also available (latter are really clocked logic)

Variation i magnitude comparators -- outputs $A > B$, $A = B$, $A < B$.

2) Multiplexers -- Select from many inputs:


1 of 8:

A_0	A_1	A_2	Q
0	0	0	D_0
0	0	1	D_1
0	1	0	D_2




"quad 2-input select" is sort of opposite extreme,
a 2-input multiplexer (quad version)

"4PDT switch"



An n -input multiplexer can realize any n -entry truth table -- connect inputs as needed:



Better yet, with an additional inverter the multiplexer can realize any 2^n -entry truth table. If the $n+1^{\text{st}}$ address bit is X , the output for each $A_0 \dots A_n$ must depend on B as one of H, L, X , or \bar{X} . So, just wire each input accordingly. See PS #5 for more.

The extension of this to multi-bit outputs can be accomplished with a memory chip -- for each address $A_0 \dots A_n$, it produces an arbitrary output bit pattern $Q_0 \dots Q_m$. The information can be interpreted in many ways -- as logical instructions, as data, as codes for future device states, or as addresses for subsequent operations.

Various other encoders and decoders exist too --- you've seen a 7-segment decoder in the lab.

There are also many types of programmable logic and gate arrays -- PAL, PLA, FPGA, --, some are very fast and have $> 10^8$ transistors!

In designing complex sequencers, state diagrams can be very helpful. For a 2-bit counter,



It's important to see if things can get stuck in "forbidden" states.